"Low power motion estimator architecture with leakage power reduction in ..."

Gyu-Sung Yeon et al. (2004)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2007-01-11

- no documents available
- export record
  dblp key:
  - conf/iastedCCS/YeonJHLW04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iastedCCS/YeonJHLW04
Gyu-Sung Yeon, Chi-Hun Jun, Tae-Jin Hwang, Seongsoo Lee, Jae-Kyung Wee:
Low power motion estimator architecture with leakage power reduction in deep sub-micron SoC. Circuits, Signals, and Systems 2004: 85-89

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.