"Logic implementation using a reversible gate."

Dilip P. Vasudevan, James Patrick Parkerson, Parag K. Lala (2004)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2010-05-25

- no documents available
- export record
  dblp key:
  - conf/iastedCCS/VasudevanPL04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iastedCCS/VasudevanPL04
Dilip P. Vasudevan, James Patrick Parkerson, Parag K. Lala:
Logic implementation using a reversible gate. Circuits, Signals, and Systems 2004: 452-456

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.