"Acceleration with FPGA for blocks and subblocks edge pattern ..."

Vega-Pineda Javier et al. (2014)

> Home

Details and statistics

DOI: 10.1109/I2MTC.2014.6860834

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/i2mtc/JavierJRG14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/i2mtc/JavierJRG14
Vega-Pineda Javier, Rivera-Mejia Jose, Sandoval-Rodriguez Rafael, Trujillo-Schiaffino Gerardo:
Acceleration with FPGA for blocks and subblocks edge pattern classification in DCT domain images. I2MTC 2014: 707-712

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.