"P4GPU: Acceleration of programmable data plane using a CPU-GPU ..."

Peilong Li, Yan Luo (2016)

> Home

Details and statistics

DOI: 10.1109/HPSR.2016.7525662

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hpsr/LiL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpsr/LiL16
Peilong Li, Yan Luo:
P4GPU: Acceleration of programmable data plane using a CPU-GPU heterogeneous architecture. HPSR 2016: 168-175

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.