"Design and Implementation of a Prioritized Packet-Processing Module on ..."

Pang-Wei Tsai et al. (2013)

> Home

Details and statistics

DOI: 10.1109/HPCC.AND.EUC.2013.47

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hpcc/TsaiCCLY13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpcc/TsaiCCLY13
Pang-Wei Tsai, Hou-Yi Chou, Pei-Wen Cheng, Mon-Yen Luo, Chu-Sing Yang:
Design and Implementation of a Prioritized Packet-Processing Module on NetFPGA Platform. HPCC/EUC 2013: 272-277

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.