default search action
"ROMA: A Reconfigurable On-chip Memory Architecture for Multi-core ..."
Shantian Qin et al. (2023)
- Shantian Qin, Wenming Li, Zhihua Fan, Zhen Wang, Tianyu Liu, Haibin Wu, Kunming Zhang, Xuejun An, Xiaochun Ye, Dongrui Fan:
ROMA: A Reconfigurable On-chip Memory Architecture for Multi-core Accelerators. HPCC/DSS/SmartCity/DependSys 2023: 49-57
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.