"Tiered-latency DRAM: A low latency and low cost DRAM architecture."

Donghyuk Lee et al. (2013)

> Home

Details and statistics

DOI: 10.1109/HPCA.2013.6522354

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/hpca/LeeKSLSM13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpca/LeeKSLSM13
Donghyuk Lee, Yoongu Kim, Vivek Seshadri, Jamie Liu, Lavanya Subramanian, Onur Mutlu:
Tiered-latency DRAM: A low latency and low cost DRAM architecture. HPCA 2013: 615-626

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.