"Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory ..."

Koji Inoue, Koji Kai, Kazuaki J. Murakami (1999)

> Home

Details and statistics

DOI: 10.1109/HPCA.1999.744366

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/hpca/InoueKM99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpca/InoueKM99
Koji Inoue, Koji Kai, Kazuaki J. Murakami:
Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM/Logic LSIs. HPCA 1999: 218-222

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.