"Design of digital classifier circuits with nearest neighbour prior sample ..."

Wilian Soares Lacerda, Antônio de Pádua Braga (2005)

> Home

Details and statistics

DOI: 10.1109/ICHIS.2005.33

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/his/LacerdaB05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/his/LacerdaB05
Wilian Soares Lacerda, Antônio de Pádua Braga:
Design of digital classifier circuits with nearest neighbour prior sample selection. HIS 2005: 531-533

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.