"Integrated CPU Cache Power Management in Multiple Clock Domain Processors."

Nevine AbouGhazaleh et al. (2008)

> Home

Details and statistics

DOI: 10.1007/978-3-540-77560-7_15

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hipeac/AbouGhazalehCMM08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hipeac/AbouGhazalehCMM08
Nevine AbouGhazaleh, Bruce R. Childers, Daniel Mossé, Rami G. Melhem:
Integrated CPU Cache Power Management in Multiple Clock Domain Processors. HiPEAC 2008: 209-223

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.