"An Approach to the Introduction of Formal Validation in an Asynchronous ..."

Dominique Borrione et al. (2003)

> Home

Details and statistics

DOI: 10.1109/HICSS.2003.1174811

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  authority control:
- export record
  dblp key:
  - conf/hicss/BorrioneBDRRS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hicss/BorrioneBDRRS03
Dominique Borrione, Menouer Boubekeur, Emil Dumitrescu, Marc Renaudin, Jean-Baptiste Rigaud, Antoine Siriani:
An Approach to the Introduction of Formal Validation in an Asynchronous Circuit Design Flow. HICSS 2003: 279

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.