"Low-Latency FIR Filter Structures Targeting FPGA Platforms."

Piero Rivera Benois et al. (2018)

> Home

Details and statistics

DOI: 10.1145/3241793.3241807

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/heart/BenoisNZEK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/heart/BenoisNZEK18
Piero Rivera Benois, Patrick Nowak, Udo Zölzer, Marcel Eckert, Bernd Klauer:
Low-Latency FIR Filter Structures Targeting FPGA Platforms. HEART 2018: 14:1-14:7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.