"FPGA Accelerated NoC-Simulation: A Case Study on the Intel Xeon Phi ..."

Oliver Jakob Arndt et al. (2017)

> Home

Details and statistics

DOI: 10.1145/3120895.3120916

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/heart/ArndtSWPNB17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/heart/ArndtSWPNB17
Oliver Jakob Arndt, Christian Spindeldreier, Kevin Wohnrade, Daniel Pfefferkorn, Martin Neuenhahn, Holger Blume:
FPGA Accelerated NoC-Simulation: A Case Study on the Intel Xeon Phi Ringbus Topology. HEART 2017: 21:1-21:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.