"Simplified delay design guidelines for on-chip global interconnects."

Liang Zhang et al. (2004)

> Home

Details and statistics

DOI: 10.1145/988952.988960

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/ZhangLBWF04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/ZhangLBWF04
Liang Zhang, Wentai Liu, Rizwan Bashirullah, John M. Wilson, Paul D. Franzon:
Simplified delay design guidelines for on-chip global interconnects. ACM Great Lakes Symposium on VLSI 2004: 29-32

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.