"A 1.2v, 1.02 ghz 8 bit SIMD compatible highly parallel arithmetic data ..."

Sohan Purohit, Sai Rahul Chalamalasetti, Martin Margala (2009)

> Home

Details and statistics

DOI: 10.1145/1531542.1531641

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/PurohitCM09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/PurohitCM09
Sohan Purohit, Sai Rahul Chalamalasetti, Martin Margala:
A 1.2v, 1.02 ghz 8 bit SIMD compatible highly parallel arithmetic data path for multi-precision arithmetic. ACM Great Lakes Symposium on VLSI 2009: 433-436

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.