"Yield enhancement of asynchronous logic circuits through 3-dimensional ..."

Song Peng, Rajit Manohar (2006)

> Home

Details and statistics

DOI: 10.1145/1127908.1127947

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/PengM06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/PengM06
Song Peng, Rajit Manohar:
Yield enhancement of asynchronous logic circuits through 3-dimensional integration technology. ACM Great Lakes Symposium on VLSI 2006: 159-164

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.