"Logic synthesis for low power using clock gating and rewiring."

Tak-Kei Lam et al. (2010)

> Home

Details and statistics

DOI: 10.1145/1785481.1785527

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/LamYTW10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/LamYTW10
Tak-Kei Lam, Steve Yang, Wai-Chung Tang, Yu-Liang Wu:
Logic synthesis for low power using clock gating and rewiring. ACM Great Lakes Symposium on VLSI 2010: 179-184

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.