"Low power and high performance sram design using bank-based selective ..."

Kalyana C. Bollapalli et al. (2009)

> Home

Details and statistics

DOI: 10.1145/1531542.1531643

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/BollapalliGGK09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/BollapalliGGK09
Kalyana C. Bollapalli, Rajesh Garg, Kanupriya Gulati, Sunil P. Khatri:
Low power and high performance sram design using bank-based selective forward body bias. ACM Great Lakes Symposium on VLSI 2009: 441-444

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.