"A new predistortion architecture with sampling clock jitter mitigation for ..."

Ying Liu et al. (2013)

> Home

Details and statistics

DOI: 10.1109/GLOCOM.2013.6831571

access: closed

type: Conference or Workshop Paper

metadata version: 2017-09-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/globecom/LiuPST13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/globecom/LiuPST13
Ying Liu, Wensheng Pan, Shihai Shao, Youxi Tang:
A new predistortion architecture with sampling clock jitter mitigation for wideband systems. GLOBECOM 2013: 3241-3246

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.