default search action
"A Block-Floating-Point Arithmetic Based FPGA Accelerator for Convolutional ..."
Heshan Zhang et al. (2019)
- Heshan Zhang, Zhenyu Liu, Guanwen Zhang, Jiwu Dai, Xiaocong Lian, Wei Zhou, Xiangyang Ji:
A Block-Floating-Point Arithmetic Based FPGA Accelerator for Convolutional Neural Networks. GlobalSIP 2019: 1-5
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.