"Structured Graph Models: An Efficient Tool for VLSI Desgin."

Elisabetta Bruzzone et al. (1989)

> Home

Details and statistics

DOI: 10.1007/BFB0038508

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glakes/BruzzoneFDAB89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glakes/BruzzoneFDAB89
Elisabetta Bruzzone, Leila De Floriani, Jitender S. Deogun, Massimo Ancona, Kunwarjit S. Bagga:
Structured Graph Models: An Efficient Tool for VLSI Desgin. Great Lakes Computer Science Conference 1989: 307-312

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.