"Test Pattern Generation for Path Delay Faults in Synchronous Sequential ..."

Prasanti Uppaluri, Irith Pomeranz, Sudhakar M. Reddy (1994)

> Home

Details and statistics

DOI: 10.1109/FTCS.1994.315617

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ftcs/UppaluriPR94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ftcs/UppaluriPR94
Prasanti Uppaluri, Irith Pomeranz, Sudhakar M. Reddy:
Test Pattern Generation for Path Delay Faults in Synchronous Sequential Circuits Using Multiple Fast Clocks and Multiple Observations Times. FTCS 1994: 456-465

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.