"On the design of path delay fault testable combinational circuits."

Ankan K. Pramanick, Sudhakar M. Reddy (1990)

> Home

Details and statistics

DOI: 10.1109/FTCS.1990.89391

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ftcs/PramanickR90
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ftcs/PramanickR90
Ankan K. Pramanick, Sudhakar M. Reddy:
On the design of path delay fault testable combinational circuits. FTCS 1990: 374-381

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.