"FPGA implementation of A MASH 1-1-1 delta-sigma modulator infractional-N ..."

Wen-Cheng Lai et al. (2014)

> Home

Details and statistics

DOI: 10.1109/FSKD.2014.6980820

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fskd/LaiHWL14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fskd/LaiHWL14
Wen-Cheng Lai, Jhin-Fang Huang, Cheng-Lun Wen, Wang-Tyng Lay:
FPGA implementation of A MASH 1-1-1 delta-sigma modulator infractional-N phase locked loop for fuzzy control application. FSKD 2014: 131-134

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.