"High performance and memory efficient implementation of matrix ..."

Guiming Wu, Yong Dou, Miao Wang (2010)

> Home

Details and statistics

DOI: 10.1109/FPT.2010.5681769

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/WuDW10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/WuDW10
Guiming Wu, Yong Dou, Miao Wang:
High performance and memory efficient implementation of matrix multiplication on FPGAs. FPT 2010: 134-137

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.