"Real-time FPGA architecture of extended linear convolution for digital ..."

Chung-Chi Lin et al. (2008)

> Home

Details and statistics

DOI: 10.1109/FPT.2008.4762423

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/LinSCTW08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/LinSCTW08
Chung-Chi Lin, Ming-Hwa Sheu, Huann-Keng Chiang, Wen-Kai Tsai, Zeng-Chuan Wu:
Real-time FPGA architecture of extended linear convolution for digital image scaling. FPT 2008: 381-384

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.