"Sliding block Viterbi decoders in FPGA."

Mário P. Véstias, Horácio C. Neto, Helena Sarmento (2012)

> Home

Details and statistics

DOI: 10.1109/FPL.2012.6339215

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/VestiasNS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/VestiasNS12
Mário P. Véstias, Horácio C. Neto, Helena Sarmento:
Sliding block Viterbi decoders in FPGA. FPL 2012: 595-598

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.