"High-Performance Decoding of Variable-Length Memory Data Packets for FPGA ..."

Roberto Sierra et al. (2019)

> Home

Details and statistics

DOI: 10.1109/FPL.2019.00056

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/SierraMCC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/SierraMCC19
Roberto Sierra, Filippo Mangani, Carlos Carreras, Gabriel Caffarena:
High-Performance Decoding of Variable-Length Memory Data Packets for FPGA Stream Processing. FPL 2019: 307-313

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.