"A Low-Latency Multi-Version Key-Value Store Using B-Tree on an FPGA-CPU ..."

Yuchen Ren et al. (2019)

> Home

Details and statistics

DOI: 10.1109/FPL.2019.00058

access: closed

type: Conference or Workshop Paper

metadata version: 2019-11-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/RenLSXQLYWYCH19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/RenLSXQLYWYCH19
Yuchen Ren, Zhijian Liao, Xiaozhong Shi, Jinyu Xie, Yunhui Qiu, Hankun Lv, Wenbo Yin, Lingli Wang, Bowei Yu, Hua Chen, Xianjun He:
A Low-Latency Multi-Version Key-Value Store Using B-Tree on an FPGA-CPU Platform. FPL 2019: 321-325

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.