"High-Speed Region Detection and Labeling Using an FPGA Based Custom ..."

Ramana V. Rachakonda, Peter M. Athanas, A. Lynn Abbott (1995)

> Home

Details and statistics

DOI: 10.1007/3-540-60294-1_101

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/RachakondaAA95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/RachakondaAA95
Ramana V. Rachakonda, Peter M. Athanas, A. Lynn Abbott:
High-Speed Region Detection and Labeling Using an FPGA Based Custom Computing Platform. FPL 1995: 86-93

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.