"Equivalence Verification of FPGA and Structured ASIC Implementations."

Joachim Pistorius et al. (2007)

> Home

Details and statistics

DOI: 10.1109/FPL.2007.4380683

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/PistoriusHSIJT07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/PistoriusHSIJT07
Joachim Pistorius, Mike Hutton, Jay Schleicher, Mihail Iotov, Enoch Julias, Kumara Tharmalingam:
Equivalence Verification of FPGA and Structured ASIC Implementations. FPL 2007: 423-428

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.