"Runtime-Programmable Pipelines for Model Checkers on FPGAs."

Mrunal Patel et al. (2019)

> Home

Details and statistics

DOI: 10.1109/FPL.2019.00018

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/PatelCFM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/PatelCFM19
Mrunal Patel, Shenghsun Cho, Michael Ferdman, Peter A. Milder:
Runtime-Programmable Pipelines for Model Checkers on FPGAs. FPL 2019: 51-58

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.