"Accelerating SpMV on FPGAs Through Block-Row Compress: A Task-Based Approach."

José Oliver et al. (2023)

> Home

Details and statistics

DOI: 10.1109/FPL60245.2023.00029

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/OliverACMDA23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/OliverACMDA23
José Oliver, Carlos Álvarez, Teresa Cervero, Xavier Martorell, John D. Davis, Eduard Ayguadé:
Accelerating SpMV on FPGAs Through Block-Row Compress: A Task-Based Approach. FPL 2023: 151-158

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.