"Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs."

Théodore Marescaux et al. (2002)

> Home

Details and statistics

DOI: 10.1007/3-540-46117-5_82

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/MarescauxBVVL02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/MarescauxBVVL02
Théodore Marescaux, T. Andrei Bartic, Diederik Verkest, Serge Vernalde, Rudy Lauwereins:
Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs. FPL 2002: 795-805

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.