"Evaluating irregular memory access on OpenCL FPGA platforms: A case study ..."

Yingyi Luo et al. (2017)

> Home

Details and statistics

DOI: 10.23919/FPL.2017.8056827

access: closed

type: Conference or Workshop Paper

metadata version: 2017-10-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/LuoWYMMFC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/LuoWYMMFC17
Yingyi Luo, Xianshan Wen, Kazutomo Yoshii, Seda Ogrenci Memik, Gokhan Memik, Hal Finkel, Franck Cappello:
Evaluating irregular memory access on OpenCL FPGA platforms: A case study with XSBench. FPL 2017: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.