"Technology mapping of LUT based FPGAs for delay optimisation."

Xiaochun Lin, Erik L. Dagless, Aiguo Lu (1997)

> Home

Details and statistics

DOI: 10.1007/3-540-63465-7_229

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/LinDL97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/LinDL97
Xiaochun Lin, Erik L. Dagless, Aiguo Lu:
Technology mapping of LUT based FPGAs for delay optimisation. FPL 1997: 245-254

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.