"Design and Implementation of FPGA Circuits for High Speed Network Monitors."

Masayuki Kirimura et al. (2002)

> Home

Details and statistics

DOI: 10.1007/3-540-46117-5_42

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/KirimuraTMYNH02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/KirimuraTMYNH02
Masayuki Kirimura, Yoshifumi Takamoto, Takanori Mori, Keiichi Yasumoto, Akio Nakata, Teruo Higashino:
Design and Implementation of FPGA Circuits for High Speed Network Monitors. FPL 2002: 393-403

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.