"Optimizing Deep Learning Decoders for FPGA Implementation."

Emmanouil Kavvousanos, Vassilis Paliouras (2021)

> Home

Details and statistics

DOI: 10.1109/FPL53798.2021.00053

access: closed

type: Conference or Workshop Paper

metadata version: 2024-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/KavvousanosP21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/KavvousanosP21
Emmanouil Kavvousanos, Vassilis Paliouras:
Optimizing Deep Learning Decoders for FPGA Implementation. FPL 2021: 271-272

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.