"FPGA Implementation of 64-bit Exponential Function for HPC."

Ernest Jamro, Kazimierz Wiatr, Maciej Wielgosz (2007)

> Home

Details and statistics

DOI: 10.1109/FPL.2007.4380753

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/JamroWW07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/JamroWW07
Ernest Jamro, Kazimierz Wiatr, Maciej Wielgosz:
FPGA Implementation of 64-bit Exponential Function for HPC. FPL 2007: 718-721

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.