"TD3lite: FPGA Acceleration of Reinforcement Learning with Structural and ..."

Chan-Wei Hu, Jiang Hu, Sunil P. Khatri (2022)

> Home

Details and statistics

DOI: 10.1109/FPL57034.2022.00023

access: closed

type: Conference or Workshop Paper

metadata version: 2023-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/HuHK22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/HuHK22
Chan-Wei Hu, Jiang Hu, Sunil P. Khatri:
TD3lite: FPGA Acceleration of Reinforcement Learning with Structural and Representation Optimizations. FPL 2022: 79-85

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.