"High-Level Area and Performance Estimation of Hardware Building Blocks on ..."

Rolf Enzler et al. (2000)

> Home

Details and statistics

DOI: 10.1007/3-540-44614-1_57

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/EnzlerJCT00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/EnzlerJCT00
Rolf Enzler, Tobias Jeger, Didier Cottet, Gerhard Tröster:
High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs. FPL 2000: 525-534

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.