"APPLES: A Full Gate-Timing FPGA-Based Hardware Simulator."

Damian Dalton et al. (2003)

> Home

Details and statistics

DOI: 10.1007/978-3-540-45234-8_144

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/DaltonBGMVOQO03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/DaltonBGMVOQO03
Damian Dalton, Vivian Bessler, Jeffrey Griffiths, Andrew McCarthy, Abhay Vadher, Rory O'Kane, Rob Quigley, Declan O'Connor:
APPLES: A Full Gate-Timing FPGA-Based Hardware Simulator. FPL 2003: 1162-1165

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.