"An FPGA-based high-speed, low-latency trigger processor for high-energy ..."

Jan de Cuveland et al. (2008)

> Home

Details and statistics

DOI: 10.1109/FPL.2008.4629947

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/CuvelandRAL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/CuvelandRAL08
Jan de Cuveland, Felix Rettig, Venelin Angelov, Volker Lindenstruth:
An FPGA-based high-speed, low-latency trigger processor for high-energy physics. FPL 2008: 293-298

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.