"High Level Power Optimization by Type Inference on the Generation of ..."

José M. Claver, Germán León (2007)

> Home

Details and statistics

DOI: 10.1109/FPL.2007.4380733

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/ClaverL07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/ClaverL07
José M. Claver, Germán León:
High Level Power Optimization by Type Inference on the Generation of Application Specific Circuits on FPGAs. FPL 2007: 629-632

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.