"Synchronous Up/Down Binary Counter for LUT FPGAs with Counting Frequency ..."

Alexandre F. Tenca, Milos D. Ercegovac (1997)

> Home

Details and statistics

DOI: 10.1145/258305.258334

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/TencaE97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/TencaE97
Alexandre F. Tenca, Milos D. Ercegovac:
Synchronous Up/Down Binary Counter for LUT FPGAs with Counting Frequency Independent of Counter Size. FPGA 1997: 159-165

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.