"Mitigating the Last-Mile Bottleneck: A Two-Step Approach For Faster ..."

Shashwat Shrivastava et al. (2023)

> Home

Details and statistics

DOI: 10.1145/3543622.3573161

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/ShrivastavaNRGS23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ShrivastavaNRGS23
Shashwat Shrivastava, Stefan Nikolic, Chirag Ravishankar, Dinesh Gaitonde, Mirjana Stojilovic:
Mitigating the Last-Mile Bottleneck: A Two-Step Approach For Faster Commercial FPGA Routing. FPGA 2023: 231

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.