"A 475 MHz Manycore FPGA Accelerator for RTL Simulation."

Sahand Kashani et al. (2024)

> Home

Details and statistics

DOI: 10.1145/3626202.3637579

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/KashaniEKPRL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/KashaniEKPRL24
Sahand Kashani, Mahyar Emami, Keisuke Kamahori, Mohammad Sepehr Pourghannad, Ritik Raj, James R. Larus:
A 475 MHz Manycore FPGA Accelerator for RTL Simulation. FPGA 2024: 78-84

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.