"Thermal-aware logic block placement for 3D FPGAs considering lateral heat ..."

Juinn-Dar Huang et al. (2012)

> Home

Details and statistics

DOI: 10.1145/2145694.2145749

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/HuangHHC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/HuangHHC12
Juinn-Dar Huang, Ya-Shih Huang, Mi-Yu Hsu, Han-Yuan Chang:
Thermal-aware logic block placement for 3D FPGAs considering lateral heat dissipation (abstract only). FPGA 2012: 268

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.