"Eliminating the memory bottleneck: an FPGA-based solution for 3d reverse ..."

Haohuan Fu, Robert G. Clapp (2011)

> Home

Details and statistics

DOI: 10.1145/1950413.1950429

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/FuC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/FuC11
Haohuan Fu, Robert G. Clapp:
Eliminating the memory bottleneck: an FPGA-based solution for 3d reverse time migration. FPGA 2011: 65-74

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.