![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"An integrated framework for the high level design of high performance ..."
Khaled Benkrid, Samir Belkacemi (2005)
- Khaled Benkrid, Samir Belkacemi:
An integrated framework for the high level design of high performance signal processing circuits on FPGAs (abstract only). FPGA 2005: 278
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.